In the Claims:

Please amend claims 1-2, 5-8, 11-15, and 17, and add new claims 18-20 as

follows.

1. (currently amended) A graphics controller chip providing for flexible

access to for providing an interface between a graphics display device and by a host, and

for permitting the host to communicate directly with the graphics display device,

comprising:

an input bus for coupling to an output bus of the host;

an output bus for coupling to the graphics display device;

an on-chip video processing circuit having an input coupled to the input

bus of the graphics controller and an output coupled to the output

bus of the graphics controller; and

a bypass switching circuit in the chip adapted to electrically couple and

decouple the input bus of the graphics controller to the output bus

of the graphics controller so that when coupled the host may

communicate directly with the graphics display device thereby so

as to bypassing saidthe video processing circuit.

2. (currently amended) The graphics controller of claim 1, further

comprising a camera interface for interfacing a camera to saidthe video processing

circuit.

3. (original) The graphics controller of claim 1, wherein the graphics display

device includes one or more LCD panels.

4. (original) The graphics controller of claim 3, wherein the graphics display

device includes a plurality of LCD panels, and wherein the graphics controller includes a

panel select switch for selecting one of the panels to receive data from the output bus of

the graphics controller.

Page 2 – AMENDMENT (SN 10/615,559)

- 5. (currently amended) The graphics controller of claim 4, further comprising a camera interface for interfacing a camera to saidthe video processing circuit.
- 6. (currently amended) A method providing for flexible access to a graphics display device by a host, the method comprising the steps of:

providing a chip for providing an interface between the graphics display

device and a host, and for permitting the host to communicate

directly with the graphics display device, the chip including:

an input bus coupled to an output bus of the host;

providing an output bus coupled to the graphics display device;

providing an on-chip video processing circuit having an input

coupled to the input bus of the graphics controller and an

output coupled to the output bus of the graphics controller;

and

a bypass switching circuit in the chip for electrically coupling the input bus of the graphics controller to the output bus of the graphics controller so that when the chip is in a processing bypass mode the host may communicate directly with the graphics display device thereby so as to bypassing saidthe video processing circuit; and

enabling the processing bypass mode of the chip.

- 7. (currently amended) The method of claim 6, wherein saidthe step of eoupling enabling the processing bypass mode is directed by the host.
- 8. (currently amended) The method of claim 6, further comprising obtaining video data from a video camera and providing saidthe video data to the video processing circuit.
- 9. (original) The method of claim 6, further comprising providing one or more LCD panels in the graphics display device.

Page 3 – AMENDMENT (SN 10/615,559) Docket: VP071

- 10. (original) The method of claim 9, wherein more than one LCD panel is provided in the graphics display device, the method further comprising selecting one of the panels to receive data from the output bus of the graphics controller.
- 11. (currently amended) The method of claim 10, further comprising obtaining video data from a video camera and providing said the video data to the video processing circuit.
- 12. (currently amended) The graphics controller of claim 1, further comprising a select input for receiving a signal for opening and closing saidthe bypass switching circuit.
 - A graphics display system, comprising: 13. (currently amended) a host;
 - at least one graphics display device; and
 - a graphics controller chip for providing an interface between the graphics display device and the host, and for permitting the host to communicate directly with the graphics display deviceproviding for flexible access to a graphics display device by a host, saidthe graphics controller chip including:

an input bus directly coupled to an output bus of the host; an output bus directly coupled to the graphics display device;

- an on-chip video processing circuit having an input coupled to the input bus of the graphics controller and an output coupled to the output bus of the graphics controller; and
- a bypass switching circuit in the chip adapted for electrically coupling the input bus of the graphics controller to the output bus of the graphics controller so that when coupled the host may communicate directly with the graphics display device thereby so as to-bypassing saidthe video processing circuit.

Page 4 – AMENDMENT (SN 10/615,559) Docket: VP071

- 14. (currently amended) The graphics display system of claim 13, the graphics controller further comprising a select input for receiving a signal for opening and closing saidthe bypass switching circuit.
- 15. (currently amended) The graphics display system of claim 13, further comprising a camera, and the graphics controller further comprising a camera interface for interfacing the camera to saidthe video processing circuit.
- 16. (previously presented) The graphics display system of claim 13, wherein the graphics display device includes a plurality of LCD panels, and wherein the graphics controller includes a panel select switch for selecting one of the panels to receive data from the output bus of the graphics controller.
- 17. (currently amended) The graphics display system of claim 16, further comprising a camera interface for interfacing saidthe camera to saidthe video processing circuit.
- 18. (new) The method of claim 6, wherein the access by the host comprises writing data to the graphics display device.
- 19. (new) The method of claim 6, wherein the access by the host comprises reading data from the graphics display device.
- 20. (new) The method of claim 6, wherein the video processing circuit performs a processing operation selected from the group consisting of

an image cropping operation;

an image resizing operation;

a color space conversion operation;

an image data compression operation; and

an image data de-compression operation.